Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What is the advantage/requirement of timescale in RTL design.
Hi all,
What is the advantage of timescale in design.
In every RTL design we have `timescale 1 ps/1 ps or different values.
What is the use and why it is required in design.
Please reply me.
Regards,
Santhosh.
Hi !!
I am working on the ARM processor. I have doubt on
What is the difference between Store, Load and Move instructions in Processor assembly code.
Thank you
Regards,
Santhosh Kumar
Hi all,
What is the advantage of timescale in design.
In every RTL design we have `timescale 1 ps/1 ps or different values.
What is the use and why it is required in design.
Please reply me.
Regards,
Santhosh.
Hi all,
I have a doubt on API. Where it will be use and how to in develop the API.
We have any separate code or format for API.
This API is developed ( Pre-defined functions/task) or user can develop ?
What is the difference between API and DPI ?
-- Regards,
Santhosh.
# ** Error: (vsim-3601) Iteration limit reached at time 530 ns.
# This is a zero-delay loop
i am running the test case in UVM to verify the core.
The core have accumulator,instruction decoder and ALU.
The ALU is getting the first data only. While coming to second the instruction , the simulator...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
