Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sanjayk

  1. S

    Could you recommend a good book for ARM design

    ARM System on Chip Architecture (2nd Edition) by Steve Furber good book
  2. S

    what is useful skew.how will come useful skew?

    is this concept applicable for FPGA?
  3. S

    numeric_std or std_logic_unsigned

    you should use the unsigned library for unsigned numbers.
  4. S

    Timing analyses using Xilinx Timing analyzer

    Timing analyses open Timing analyzer. Open the Timing->Run_analysis and then provide the paths.
  5. S

    Why is the name 8086? Any ideas?

    Why the name 8086 Its next level of 8085 which was 8 bit processor. So 808x , where x may be next series of 8085 processor.
  6. S

    Platform Studio and the EDK tools ?

    edk tool plb You should read the documents from the EDK DOC folder. specially, if you are developing an IP and wanted to attached to the Xilinx FPGA system, then read est_rm.pdf. Also read plb_usage.pdf, which will give you idea about the standard interface required for PLB bus in FPGA. Then...
  7. S

    learn EDK tools of xilinx

    edk tools IF any other thing related to EDK is required, you can contact me.
  8. S

    does any body know about the SDIO?

    about SDIO first refer the www.sdcard.org site for official spec of SDIO.
  9. S

    learn EDK tools of xilinx

    edk tool Read est_rm.pdf from the EDK tool or download it from xilinx website. this file will give you complete understanding files and files structure for EDK tool.
  10. S

    RTL design guidelines document

    RTL guidelines What are the topics covered?
  11. S

    Questions related to FIFO

    Is it the only difference? Is there any architectural difference? Suppose we have two different clock domain. Can we still use the synchronous FIFO?
  12. S

    Questions related to FIFO

    what do you mean by synchronosu and asynchronous FIFO?
  13. S

    On-The-Go (OTG) protocol

    I am looking for On-The-Go (OTG) protocol USB protocol for my work. Can anybody have reference, e-book of this protocol. I tried to search on internet but nor strong clue was found.

Part and Inventory Search

Back
Top