Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sandysuhy

  1. S

    Analog filter design using op-amp

    Re: filters using op amps Hi, You have mentioned above to request for a solution manual. Can you please specify how , where and whom should I ask for a solution manual copy. Or else if you have a copy then can you please forward me as I am in great need of it. My email ID...
  2. S

    Verilog Netlist generation

    Hi All, I have inserted power switches(Header/Footer) , Isolation cells and state retention cells in an ASIC design using Common Power format (CPF) . I have completed till floorplan , but after that if I am generating netlist I am not able to get Header/Footer in the netlist ...
  3. S

    RTL compiler - elaborate problem

    Hi All, I am trying to synthesize the verilog code using RTL compiler. I am facing problems in elaborate statement when I use the following statement. It is not able to take the operating_condition , any help would be appreciated. set_attribute lib_search_path { /home/ssriram/project/rc }...
  4. S

    LNA design in 0.18um help needed

    Hi All, Any updates? Waiting very much. Sandeep.
  5. S

    LNA design in 0.18um help needed

    Hi All, I have posted the document once more. Please have a look and try to provide some solutions. Regards Sandeep.
  6. S

    LNA design - request for resources

    LNA design material Hi All, Can anyone tell me where or which book is good for LNA circuit designing. Please mail me or reply to this message. Sincerely require this very urgently. sandeep.suhas@gmail.com With Regards, Sandeep.
  7. S

    LNA design in 0.18um help needed

    LNA design help Hi All, I am designing LNA in 0.18um, can any one help me in how to go about designing it. I have attached the design for the specification. Regards, Sandeep.
  8. S

    dual image reject transmitter.

    Hi All, Can any one solve this for me. I have given the problem as an attachment. Waiting for your response, you can also mail me to sandeep.suhas@gmail.com Regards Sandeep.
  9. S

    Suggestions concerning Research Topic on VLSI

    Re: Research Topic, I guess low power is a vast topic. I need some specific topic in low power like "SR reg" , "subthreshold" etc. I need some reference. Regards Sandeep.
  10. S

    Suggestions concerning Research Topic on VLSI

    Re: Research Topic, Hi, Yes I want something on low power design Regards Sandeep.
  11. S

    Suggestions concerning Research Topic on VLSI

    Research Topic, Hi All, I am currently studying as an M.S. student in VLSI. I have to publish a paper on VLSI especially on "Low Power".So please can anyone suggest me which topic to choose and how to go about. Thanks a lot in advance Regards Sandeep.
  12. S

    what to read about performance analysis of RF circuits?

    RF basics. Hi All, I am very new to RF.Currently I am learning on "Performance analysis of RF circuits". Can anyone teach me what to read. Thanks a lot in advance. Regards Sandeep.
  13. S

    Latest RF tutorial uploaded

    basic rf entry and tutorial Hi All, Can you all please tell me how to perform noise analysis for cascaded stages. Regards Sandeep.
  14. S

    Design of ESD circuits.

    Hi, How to design an ESD circuits in I/O cells or in complex chips. Do anyone have information about this , please share it with me. With Regards, Sandysuhy.
  15. S

    Why do I see a ring oscillator frequency in Standard Cell Datasheets?

    Hi All, Why do I see a ring oscillator frequency in Standard Cell Datasheets. Can anyone explain this. With Regards, Sandeep.

Part and Inventory Search

Back
Top