Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sandeep_sggs

  1. S

    [SOLVED] vivado post route simulation problem

    Hello dpaul, You mean i won't see the objects (d[0:7]) till i give constraints to the design? Actually, i am unable to see d[0:7] in objects tab (Mentioned in the code above)
  2. S

    [SOLVED] vivado post route simulation problem

    Hello dpaul, following is the file. Also attaching post implementation simulation snap-shot for reference.
  3. S

    [SOLVED] vivado post route simulation problem

    hello dpaul, this is what i got from the log. Start Writing Synthesis Report --------------------------------------------------------------------------------- Report BlackBoxes: +-+--------------+----------+ | |BlackBox name |Instances | +-+--------------+----------+...
  4. S

    [SOLVED] vivado post route simulation problem

    I think i have already used KEEP in the code(please refer the code above). If that is not how it is done, please tell the correct way if possible....technology schematic looks ok(with above code) too....The same design i have tried to simulate using ISE 14.5. It shows all the objects. It need...
  5. S

    [SOLVED] vivado post route simulation problem

    Hello, I am trying to perform post implementation timing simulation of attached circuit in vivado 2016.2(). I am able to do behavioral simulation with all the objects visible (pls refer attached eda_bs). But when i start post implementation timing simulation, i am unable to see d[0:7] listed in...
  6. S

    What the smallest unit accessible in an FPGA for realising hardware?

    Dear All, What the smallest unit accessible in an FPGA for realising hardware? I mean the smallest hardware unit programmable in FPGA through HDL of any Vendor specific Primitives.
  7. S

    voltage across the inductor in this circuit??

    Can you show rectification in the relevant fig.
  8. S

    voltage across the inductor in this circuit??

    Actually, i have fig.1, where shaded portion(of Ip) is lost and is not available to flow through the output capacitor. To improve this fig2 has a switch across the piezo-harvester equivalent circuit, which turns on at zero crossing of input current Ip and hence the shown waveform in fig.2 and...
  9. S

    voltage across the inductor in this circuit??

    Dear All, i am trying to simulate following circuit. When i switch on the MOSFET momentarily at zero crossing of the Iin, and measure voltage across the capacitor(C1), am i not supposed to get response resembling a square wave? I think momentarily switching the inductor at zero crossing of Iin...
  10. S

    [Moved]: Small Signal Analysis

    Re: Small Signal Analysis Well, Lets say you are trying to analyze a first few stages of multi-stage amplifier system. For first stage, signal source could be a transducer producing few micro volts of signal voltage. It is very important for you to preserve the wave shape of the input signal...
  11. S

    Need guidance on VLSI design

    I think following book could be a good starting point for almost all of your questions in VLSI.. "Cmos: Circuit Design, Layout, and Simulation (IEEE Press Series on Microelectronic Systems) by R. Jacob Baker (Author)"
  12. S

    why and when do we use DCM mode of DC DC converters

    Dear All, Can anybody tell me why and when do we use DCM mode of DC DC converters. Specifically Buck-Bosst converter? Has it got anything to do with low power & low current applications. most of the converters i have encountered in low power application like energy harvesting, use converters in...
  13. S

    [General] how to build a board for any Microcontrollers?

    hi i would suggest to take a few video lecture on "Basic Electronics" and also refer books on the same topic. then you could go to some website like "http://www.kswichit.com/" and start from there..
  14. S

    Explain Calculation of power in analog ICs Vs Digital ICs

    i think frequency that is mentioned in the table is unity gain frequency of the opamp. It(Fun) tells us about the maximum speed with which the op-amp can operate. The power mentioned there are just multiplication of Vdd and Idrawn from supply, as you have pointed out, so called DC power (or...
  15. S

    Explain Calculation of power in analog ICs Vs Digital ICs

    thank you erikl for reply, i have attached a part of some analog paper. The table shows the power in mW. This is a comparative table showing various CMOS OPAmp compensation topologies. This paper has directly computed power by multiplying vdd(supply voltage) with the...

Part and Inventory Search

Back
Top