Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Could you please help me with part 2 of attached problem? I got the dominant pole location to be 30 KHz, because the required phase margin is 45 deg, which implies that the phase at UGF=3MHz is 45 deg, which means 3*45 drops, so the pole is 3 decades inward.
But I can't seem to compute...
Sorry, I meant to say, isn't the output of the first stage a high impedance node? Isn't only the output of the final stage of the OTA supposed to be high-impedance?
My understanding is that every node except the input and output nodes are supposed to be low impedance. But, in the image attached, isn't the output node of the OTA (the drain-node, connected to the compensation cap) effectively a diode-connected node?
Note: The image was taken from class...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
