Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi, im having a hard time determining the line regulation for my LDO design. im using synopsys cdesigner and here is my output. is this correct?
and here is my circuit.
i need answers as soon as possible. thank you.
why? is there something wrong with my circuit?
---------- Post added at 22:08 ---------- Previous post was at 22:06 ----------
its for my thesis. a requirement for grad. it would also be nice. designing and LDO w/out an output cap.
i am trying to design a LDO without and output cap.
---------- Post added at 20:46 ---------- Previous post was at 20:39 ----------
here is my schematic:
my 1st stage:
2nd stage:
thanks.
how can i improve the stability of my LDO circuit. i have used two opamps. a twostage op amp and a differential. i also used an enhanced active feedback and miller compensation.
please help. thanks
thanks. this will help.
---------- Post added at 23:32 ---------- Previous post was at 23:30 ----------
Malek: do you have any books? i need some references for my thesis.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
