Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Routing problem~
each one has got its own advantage...
direct routing does increase the performance and is useful in critical signal routing. and
routing through vias reduces the problem of antenna effect and is preferred when routing through long distances.
MosCap
pmos cap is formed between gate and channel so, both drain and source r connected to gnd.
nmmos cap is formed between gate and substrate so, both r connected to gnd.
the difference between these is that the capacitance of pmos cap is more than nmos cap.
and more importantly the...
common-centroid layout
In the case of matching vs area, the winner is definitely matching. so, when going for common centroid method , area is of least inportance. if the transistors are not matched correctly then that would really screw up the whole circuit. so common centroid is really a...
The different terms for different vcc's and grounds is enough for the tool to understand that there are many powers in the circuit. and iif the grounds are separately connected then u have to use a special layer specified by the foundry to make the tool know that the substrates have different...
The reverse biased pn junction always isolates the n well and will not allow the noise to propogate through it thus the devices in the n well will not be affected by the noise.
Cross talk!
crsoo talk will definitely occur when two wires carrying different high intensity signals travel together or cross each other, due to the mutual inductance of each wire. to avoid this all such lines should be shielded with ground or probably any stable signal. in case of inductors...
the tool finds the number of gnds and vdd by keeping track of the number of terminals to which the subject is connected. it takes into consideration the number of nets connected to the vdd or gnd.
usage of deep nwell i.e sorround the transistors with the deepnwell as a ring. this can be the best way to reduce the substrate noise caused by the high power transistors.
deepNwell serves needy when the transistors inside are very sensitive to the substrate noise or if there is lot of fluctuations in the power . deep nwell penetrates deep into the substrate almost cutting of the substrate. it also depends on the placement of the transistors, suppose if the...
yes u can draw the dummies yourself or u can use a pcell to make the total number of legs. for the case u have mentioned its better to interdigitate the transistors as 1212 and place one dummy on either side. u can share the drain of the dummy with the next transistor and connect the source to...
What is METTOP layer?
metop stands for metal option layer.
this is used mainly in connection of spares in the layout, if a spare ha s to be connected to the circuit then this layer is used in connecting .
this is useful because this helps in generating only one mask if the retapeout is to be...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
