Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have the following code for path delay test generation:
read_netlist s27_synthsized_scan_test.v
read_netlist ../../Library/saed90nm.v -library
run_build_model s27
set_delay -nopi_changes
set_delay -nopo_measures
set_delay -mask_nontarget_paths
set_delay -common_launch_capture_clock...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
