Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by saladianoop

  1. S

    Image Processing using FPGA VGA controller

    @manoj_sreekumar hii... i am working on implementation of median filtering on image on FPGA..but i am not able to make out how to take the pixel values...did you use any file i/o read and write oeration?? can you tell me how to take image as input to vhdl code....pls reply
  2. S

    implementation of median filtering of an image on fpga

    hi..i am working on median filtering of an image using 3*3 window.how can i read the pixel values from a bin file in VHDL and how to write back the output pixel values to a file?? is there any sample code showing all this??desperately in need of vhdl code for this.... Pls help

Part and Inventory Search

Back
Top