Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by saipakala

  1. S

    LNA biasing with current mirror

    apologize for late reply Sir i have tried with some band gap reference circuits what you have suggested me in the above thread, it is okay some what useful thanks for that sir.And with in a short period i will try to upload my schematic. While coming to supply voltage if I am using 180nm...
  2. S

    LNA biasing with current mirror

    sir first of all thanks for your detailed explanation. i have uploaded the circiut design.. in that u can see that "Vbias" at the bottom of filter component. so if you have any idea tell me sir i am waiting for your explanation
  3. S

    LNA biasing with current mirror

    Thanks for your concern sir. but those are not helpful for me. actually what they are saying means LNA is biasied by current mirror. so i am not able to do that. if you have any idea please help me
  4. S

    LNA biasing with current mirror

    respected sir/madam i am designing a LNA in that i am having doubt i had following lines in my reference paper """The LNA is biased by means of a current mirror""" ""transistor is biased through one ac-ground point of the filter"". can you please help anyone
  5. S

    How to calculate gate to drain capacitance for gpdk 180nm technology

    can you please help me how to calculate gate to drain capacitance of a nmosfet in gpdk 180nm technology

Part and Inventory Search

Back
Top