Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In the first three entries of the truth table of a multiplexer whatever the value (0 or 1) of D0,D1,D2 it does not have any impact on the output because when the signals go through the AND gate the output of the it is 0 in the first three entries. Why am I wrong?
Let me explain with an example...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
