Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
recently, i saw there was one written style as the title.
this command line was written in one sequence. As everyone knows, sequence is an ovm_object, so it can not use get_config_object directly.
but i still do not know what does p_sequencer.get_config_object mean, where could this sequence...
Hi All,
I have a question for below code for OVM
class base_vseqr extends ovm_virtual_sequencer;
X_seqr X_seqr_h;
Y_seqr Y_seqr_h;
`ovm_sequencer_utils(base_vseqr)
.....
endclass
class A_seq extends ovm_sequence;
B_seq B_seq_h;
`ovm_create_on(B_seq_h, p_sequencer)...
In VCS userguide, when doing coverage simulation, COND means condition coverage, BRANCH means branch coverage.
As the report shows, COND coverage simulation will underline condition statement like "if (A==0)" and BRANCH coverage simulation will underline branch "QUESTION MARK" in statement like...
Hi, everyone, I'm a master in China, major in Digital IC field. I have four years experience in digital design since undergraduate term.
I have hands on experience in tape-out (.13 technology) and familier with front to backend digital ic design flow. Besides, I have experience in FPGA...
Hi guys,
I'm confused about set_input_delay in DC. Does it mean the delay from the signal source through the I/O pad to the input port (no matter the port is register's or gate's) ? Or it means the delay from the signal source through the I/O pad to the first stage's register in the design...
Some thought it means the delay from the signal source to the first register in the core design.
But according to <ASIC timing verification> book, it seems that it means the delay from the signal source to the first stage circuit (no matter register or gate) in the core design.
These two...
when I'm trying to multiply A by 2, it seems there is no pre-defined macro in balsa.
Thus, I'm trying to use shift method to implement multiplication as below:
variable A : 8 bits
type A8 is array 8 of bit
type B8 is 8 bits
B := (A8 {0}@{(#A)[0:6] as B8})
but there is an error message...
when use balsa to simulate, here lays the error report.
I cannot open GTKwave, but I've already installed gtk.
PS: I'm under ubuntu 10.04 OS
anyone met this problem????
|_ ._ _ _ __ _ ')._ _ [ breeze2ps: Breeze -> Postscript Converter ]
|_)| `(-'(-' /_(-'/_|_)_/ (C) 2000-2008, The University of Manchester
|
ERROR: In procedure scm_i_lreadparen:
ERROR: test:15:1: end of file
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
