Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
@FvM
Thank you.
I did not even know about their existence. In my mind I only had the MAX 10 fpga series.:)
I work with isp 4000V series from Lattice which have 5V I/O tolerance. I hope the same is true in Intel max, using only a resistor as they say in their site...
Hi,
I am wonder if is possible for a CPLD to write the status of a register in an external serial rom, and after a power cycle to retrieve the status of register.
If possible, is there a report on net to help me?
Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
