Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The link you provided is very useful, however, can you provide more details on how to draw its equivalent model in CST? and the steps..
I am trying first with a BAR 63 PIN diode.
Hello,
I am facing this error :
"Port number 1 and 2 have overlapping areas in mesh representation. Consider to decrease the port dimension or to refine the mesh distribution."
I am trying to simulate this design in CST which uses two coaxial feeds for the lower patch and the upper patch. The...
Hello all,
I have been using CST for the past few days to design a PIFA antenna with circular patches, circular substrate
I am doing stacking, by : ground plane -substrate 1- lower patch- substrate 2- upper patch- superstrate.
However, I face this issue (see attached). I seriously, don't know...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
