Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear, for post synthesis and post layout simulations , the internal signals of the design are named according to the technology implemented so you need to check RTL and Technology implantation to check how signal names are changed w.r.t to your original design signal and registers declared in...
I had a similar type of error while instrumenting design in SOC 11.8. It was that IICE is not found in the given folder path. but on investigating i have found that in your path all folders and sub folder names should not have any space. May be i am wrong but it worked for me when i changed the...
Dear ,
Kindly guide me ,if i am wrong.....:thinker:
I think that having slacks ( - values) means timing constraints are not accurate and i had to add some delays or something to make it correct.
Dear Shaiko,
command gets applied successfully , but timing issues were not solved , then i just added 'False path constraints '. it resolved the issue as i checked maximum and minimum timings in smart time tool.
I have read some documentations about adding timing constraints using smart time and about adding area constraints using chip planner as well as as writing TCL commands.
1) to remove the time slack for a dedicated path i added minimum delay using smart time, but that didn't worked.
2) I...
actually, i have written a firmware, synthesis was done rightly but every time after implementation it changes its behavior in hardware without changing anything in firmware. that was obvious, i find some timing slacks in the report ,which i need to cater but could not meet the minimum delay...
I am looking for help about adding area constraints for actel fpga . i am using Libero soc 11.5. how to access a perticular logic cell (resource) for a logic using Chip Planner or writing through constraint files.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
