Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
IF in fpga
Hi,
First you need to generate the desired IF frequency using the master clock input to the FPGA with an NCO( f_c +/- f_d i.e. carrier +/- doppler). Sample a full sine wave cycle with desired sampling resolution(say 3 bits) and build a lookup table (with suitable form say sign and...
Hi,
Carrier can be recovered by using some form of locking loops like PLL or FLL if you know the range of incoming freuency(due to doppler). You can also use squaring loop to recover the carrier. By synchronisation, if u mean the data synchoronisation, preamble or training sequence can be used...
Re: Rician fading?
Hi,
Rician fading happens when there is a specular component in the received signal. You can simply change the mean of either real or imaginary or both of the complex Gaussain RV to get the Rician fading.
one method is :
(k*cos(t) + randn(1)/sqrt(2))+j*[k*sin(t) + randn(1)...
Dear all,
I am trying to simulate the bit-error rate (BER) of the selection diversity receiver with best SNR criteria. Best SNR scheme assumes the constant noise power in all branches. Is it possible to simulate this condition?. Usually, most of the practical receivers use best S+N criteria for...
Hi All,
I need to evalaute the Lauricella function of type A for arbitrary value of n , say around 2 to 10 or so. Is there any method for computing the Lauricella functions other than direct series evaluation? Is there any mathematical package which has an inbuilt routine of Lauricella...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
