Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks, Ramesh, but that paper doesn't give any rule of thumb to do it.
Added after 5 minutes:
Hey, OradFarez, thanks for sharing the tools. Could you give me an idea what's criteria to choose the via size using that tool, i mean, what's maximum loss is allowed??
For myself, I just use the...
thumb rule current through a pcb via
Hi, I'm wondering if anyone can share the experience/ rule of thumb of the current capacity for vias in PCB layouts. THanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
