Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I designed the same slot shape in different sizes of patch and ground plane and got on different results I want to know what the effect of size the patch and ground on the performance of antenna clearly.
I made my antenna design and I want to make comparison between cst return loss and return loss theoretical how can I extract the input and load impedances to calculate return loss theoretically
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
