Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rtpq

  1. R

    need help on bandgap vdd=2.5~6v

    Usually it would not be easy to design rail-to-rail opamp with uniform gain with very low supply voltage.
  2. R

    need help on bandgap vdd=2.5~6v

    Current-mode will help you to operate at a very low supply voltage like 2.5V. A low-voltage cascode current mirror topology will help more and improve PSRR.
  3. R

    How to design a current reference?

    For implementation, you can use an opamp+current mirror to realize.
  4. R

    How to design a current reference?

    Can you use external component like resistor? If so, you can use band-gap voltage (3~5% variation for all case) and a external resistor (1% variation).
  5. R

    How to design a mixed signal IC?

    Re: mixed signal IC? Noise isolation is important issue in mixed-mode chip. You have to face boundary and pin arrangement problems. ESD design is a big challenge as well.
  6. R

    Design concepts of pin assignment to analog and digital chip

    Re: pin assignment Yes, it is good way to isolate analog pins from noisy digital pins by ground pins, but it is not necessary to seperate supply pins from ground pins. You can just place supply/ground pin to be close to large current paths.
  7. R

    Pulse width with negative temperature coefficient

    If you want NTC pusle width instead of NTC frequency, why generate a ramp and NTC/PTC voltage? You can use a comparator to generate the pusle.
  8. R

    Op Amp simulation problem

    You must figure out what characteristic of opamp you want.
  9. R

    How to make OPAMP capacitor layout smaller ?

    Re: OPAMP capacitor question Sometimes you need to use PMOS because bulk of normal NMOS have to be connected to ground always.
  10. R

    Types of transistor models and differences between them

    Re: Transistor Model You can read HSPICE manual to get their difference. As a IC designer, usually we can't deice which model is used because it is provided by foundry.
  11. R

    Which is the best tool for Top level simulations?

    Re: Top level simulations I heard NanoSim (SYSNOPSIS) can do that.
  12. R

    I/O Pads (with ESD) - how to do it

    Re: I/O Pads (with ESD) You can use a big diode for the first-stage ESD protection and employ a series resistor and a local small diode for the second-stage ESD protection.
  13. R

    Why we do Low Voltage Analog IC design ?

    Re: Low Volatge Analog IC. Adding to current consumption increase, I think more area is needed to realize low voltage requirement like rail-to-rail and uniformized gain.
  14. R

    Grounding in analog layout

    It doesn't need too close. You can add more rings instead of one ring.
  15. R

    Grounding in analog layout

    You need place close to the largest current path to avoid noise.

Part and Inventory Search

Back
Top