Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
set_input_delay tells your design the data delay (relative to the clock) at your inputs. So if the chip feeding yours has a 1ns delay on the data (meaning that the clock rises, then 1ns later the data changes), then the data input delay is 1ns.
What confused me for a long time (and I have...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
