Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The problem is that I can not make the width of the conductor bigger than the width the dielectris. For example if Conductor is 900nm wide, and Dielectric-2 is 700nm wide, I can not make Conducter's width bigger than or equal to 700nm. That is why In the next dielectric layer I have to map the...
Hi! I am trying to create a substrate stackup in ADS for a 65nm technology. In the stackup I have to map a conducting material layer which passes through 3 layers of different dielectric constants. But the ADS tool does not allow the mapping of same conductor in different layers. Do you have any...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
