Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ncmirror
Is there a way in a Cadence simulation flow (ncsim) to access a hierarchical Verilog signal from a VHDL testbench, or a hierarchical VHDL signal from a Verilog testbench? Cadence has the nc_mirror feature which replicates the hierarchical referencing capabilities of Verilog, but is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
