Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
As termination technique for ethernet is called "Bob smith termination". What is technical name of ethernet magnetics? May be it's starts with "G".
Regards,
Ronak Shah:idea:
Hi vikaskumar,
Hope you have solved "Grounding Issue in POE circuit".
We have successfully made IEEE 802.3at enabled POE device as per TI tps23756EVM as described in below figure.
Issue We are facing is:
As IEEE 802.3at enabled PSE device needs proper start-up state mechanism as...
Hi,
We have successfully made IEEE 802.3at enabled POE device as per TI tps23756 as described in below PDF.
Issue We are facing is:
As IEEE 802.3at enabled PSE device needs proper start-up state mechanism as per IEEE standard. I think we are not able to go into the...
make model file by simulink.
convert it to .hdl or .v .
that directly converts intigration ,differtn or such kind of simulink math tool block.
matlab 7.01 or above version of it only has simulink hdl coder.
8086 has ivt of 1kbyte that we know.
0-5 interrupts r for NMI.
6-31 interrupts r for SOFTWARE INTERRUPT.
in ASM v can genrate 33-255 interrupt using INT xx instrustion that i know.
may to explain me in "C" how to use 33 to 255 no. of interrupt??
is it possible???
plz reply...
m waiting...
printf scanf works properly for 8051 cross complier???
is it take I/P/O/P from UART automatically?
plz guys explain me at bit level when PRINTF OR SCANF execude on 8051 or 8086.
plz rely
m waiting
on i dont know about any rf module...
search on net...u will get...
xilinx,altera,lattice semi. company giv u fine option as you choice...but there simulators are not free of cost...so,u may choose ur chip accord. which u have simulator...
u may use lattice cpld imach4000's lc4124v...
is good,if...
Re: CDMA project on FPGA
hey buddy wats ur name?
he is fclty of B.E. electronics,G.C.E.T...
u sud know him...
u sud do matlab prob. by urself,u will learn a lot & u r M.E. student,u can do it easily,man...
i hv complete my project in span of 6 month,1st unstand code,they r hard to...
Re: CDMA project on FPGA
m also from surat.m working at baroda rightnow...
m compleded my b.e. electronics from b.v.m college,passout at 2009.
my codes were working on xilinx sparten kit perfectly...
okay...i will give my code to u at diwali,bcs i left my backup at surat.
you should go to...
Re: CDMA project on FPGA
sorry 4 late reply.....
6. one is in IDE tool of altera named as quatus make a new project for ur altera device.....and pest the .vhd file into it...
simulate it on it....
u can make test bench file for project to in matlab,that is one or the advantage of using matlab...
Re: CDMA project on FPGA
soory,no.i dont have matlab write now.m on my job place.
do simulation by ur ownself...
but i may be help u...
1.see example project (.mdl file) of matlab7.1...
2.go to toolbox of simulink,there u will find one option to config. type of all model links...
3.set...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
