Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear ALL,
I need a piece of tcl code for design compiler.
How do I create a list of FF (output pins ) which have a path to one specific FF data_in pin ?
How do I get the min and max path values for each of the FF I got from the list ?
Any hint is welcome
Rolf
Hello Sanjay?,
sounds like an interesting philosophical question to me.
I deal a lot with mixed designs. Hence I could imagine a counter is a good equivalent to a cap or inductor.
Just think of adding/subtracting a charge with each increment/decrement. The counter value would simplyreflect the...
Dear ALL,
I'm new in this group. I'm a biginner with Design Compliler and try to use the tool to analyse a design after I have done the synthesys.
My current problem is to get any information on an instanciated FF.
I call the tiny tcl script below from dc_shell gui. It works well so-far.
But...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
