Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rocky_zhu

  1. R

    Help about Formality Tutorial

    I downloaded the DC compiler from this forum.
  2. R

    Help about Formality Tutorial

    I am planning to study Synopsys Formality, but I don't know where I can get the tutorial materials. I have the workshop labs for Design Compiler and PrimeTime, and I was wondering if there is such a workshop for Formality. Please help me if you have the related materials. I deeply appreciate it
  3. R

    About the book "Adavanced ASIC Chip Synthesis using Syn

    Hello everyone, I am a newbie to ASIC design, and I am trying to get started by studying the book "Advanced ASIC Chip Synthesis Using Synopsys Design Compiler, Physical Compiler and PrimeTime" The problem I am having now is that when I read chaper 2, the author lists several .v files as the...

Part and Inventory Search

Back
Top