Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to overwrite process rule like spacing between two metal in cadence module generator utility. I am able to do the same in cadence virtuoso layout editor by using process rule editor by defining new rule and selecting this new rule in automatic router. but, with module generator utility I...
I am not interested in 100% yield. Corner simulation shows deviation w.r.t. typical (the corner for which process is optimized). If SS corner is having 5 sigma variation w.r.t TT then possibility of occurrence of this corner in any wafer or any die is very less. So expected yield loss will be...
I am designing an ADC. Process file containing 5 corners. TT, FF, SS, SF and FS. To simulate the ADC, is it required to choose every process corner? According to process document SF and FS corner is having 5 sigma variation w.r.t. to TT corner and FF and SS corner are having 3 sigma variation...
Hello everyone
I need three voltage references 1.4V, 1.65V and 1.9V for 14-bit pipelined ADC. My supply voltage is 3.3V (0.18u CMOS technology). I have a bandgap reference having reference voltage 1.2V. How I can generate 1.4V, 1.65V and 1.9V using 1.2V. Can anyone suggest a circuit for for...
But actual circuit may different from behavioral model. So actual circuit simulation result may different from behavioral model and fabricated chip may or may not work.
why to integrate noise from 100khz why not from 0hz ? when we see the data sheets of ad/ti , they are measuring snr at very low frequencies, why to measure it at fs/2 ? is it right thing to measure it at 9.9 mhz?
i am unable to understand how ADC design can be done in matlab ? matlab is just a behavior level simulator. How one can correlate matlab results with actual design? suppose we are getting no missing code in matlab simulations, but my question is is it necessary to measure inl/dnl for each code...
Can someone tell me, reported power in AD9822 is rms or average? What is industry practice for reporting power for an IC (i.e. rms or average)? Companies like Analog Devices, TI etc, reporting power in rms or average in datasheet?
I am trying to simulate a 14 bit pipelined ADC with eldo and HSPICE simulator for INL, DNL and missing code. With these simulator I am getting simulation time more than 100 Days. How can I reduce runtime. In simulation I have applied ramp input which slope is adjusted such that its increasing...
Someone can tell me, reported power in AD9822 is in rms or average. Also in a typical IC generally company like Analog Devices, TI etc are reporting power in rms or average. What is normal practice to report power for an IC.
Suppose I am simulating offset of an OTA having 8 transistors. I have given 3 sigma mismatch in all transistors and I have run monte carlo simulation for 30 runs. So I will get 30 offset values. Is this offset value will be Gaussian in nature. If yes, should I consider offset maximum and minimum...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
