Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rockgarden333

  1. R

    Image file read/write in verilog/system verilog

    Hi, I have written system verilog code for reading data from an image file (800*600 - *.raw). The file actually contains 800 * 600 * 3 bytes. But my code can only read upto almost half the data. After that the read data seems to be "00". Valuable suggestions for resolving this is appreciated...

Part and Inventory Search

Back
Top