Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the principle goes like this..
a fixed reference base voltage (lower than Vbe) is applied in an off-state NPN transistor (biased by the resistor).
when temp rises, transistor Vbe goes down, thereby, triggering the transistor when it reached a Vbe lower than the reference voltage..
Re: Pentium cache memory
static - larger, faster, and more expensive
dynamic - smaller but slower because it needs to be refreshed by the processor at a given rate..
both are volatile...
For more info, visit www.howstuffworks.com