Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by rmk423

  1. R

    [SOLVED] What does this assignment mean?

    Hi, Can someone explain the below code please, a = (b[PARAM1 : PARAM2] == c) && d.var; Where, PARAM1 & PARAM2 are parameters (say with 1 & 2 values) Thanks, RMK
  2. R

    Observation points for Fault grading

    Actually, I would like to understand, what observation nodes can we strobe in Digital Fault grading & how to choose them, what are the things to be considered to choose a node as an observation point?
  3. R

    Observation points for Fault grading

    Hi, Why is it that adding an input port as an observation point doesn't contribute to the fault coverage while outputs & inouts add up to the coverage? Thanks, RMK
  4. R

    Force deposit through testbench

    Hi, I tried compiling a testbench.v with the below , but ended up with syntax error, force -deposit a = 0; How to do this? Thanks, RMK
  5. R

    Force deposit through testbench

    Force in Synopsys DVE Hi, What is the difference between these two? 1) force a 0 2) force -deposit a 0 Please elaborate. Thanks, RMK
  6. R

    [SOLVED] How to understand an eVCD file?

    Hi, I am clear about the header (with date, simulator version, timestamp, etc) & the variable definition ($var) sections in the eVCD file. But I would like to understand how to read an event, direction & value in the value change section (after $dumpports). For Example, <header section> ...
  7. R

    Usage of RTL & Schematic in design process of an IC

    What is the difference between RTL & Schematic, which one goes to the Fab house & why?
See more

Part and Inventory Search

Back
Top