Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
plese help me understanding the push pull converter.the image below shows the topology of the converter i consider,
[img]
In this configuration , the maximum duty cyle for each switch is <50%,so here comes the state where both swithes will be off.
Assume, when q2 is on , there is primary...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
