Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Extra region lines after regrid__silvaco
Hello, everyone!
I'm learning to use silvaco to simulate FETs. But while I use regrid to make a fine design of the structure, there is always extra region lines in it. Please see the picture. How could I avoid these lines?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
