Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
I am designing a 10-bit pipelined ADC with an on-chip sample and hold amplifier that operate at 40MHz with a power supply of 3V.
I don't kown the relationship between INL and the output residue of each stage.
For example, when I simulate the pipelined adc, which is differential input...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
