Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hai everybody,
My name is Raj, I am working on sigma-delta ADC. I am trying to simulate the 1st order sigma-delta ADC in cadence. In ahdlib there is a 1st order sigma-delta ADC, it is in veriloga code.
can anybody help me regarding what values to be given to a parameter...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.