Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Sure, they could do this. Why would they? What's the market, and how big is it? Compared to their integrated PLL/VCO parts, what would the advantage be?
AD seems to make some nice DDS chips, what do you want to do that they can't do? Those microcontrollers and ARM chips are in small feature low voltage CMOS, so I'd suspect output levels would be pretty low.
Your channel bandwidth is set by the system configuration. A real product would support all of them.
There would be switchable channel filters for each rx bandwidth, to meet the adjacent/alternate channel rejection. You need to figure out this, and then derive the appropriate phase noise...
You'll need to look at adjacent and alternate channel rejection specifications to get closer in than 7.5 MHz.
Sub carriers for OFDM impact phase noise specifications differently, depending on their spacing. I don't remember enough to tell you what the behavior is, it's been 4 or 5 years since...
The Blocker specs are all in the LTE radio level specifications, and it looks like the tables in your post have most of the details for the blocker spec.
Low IF architectures have real problems with image performance, as your image frequencies tend to be a couple of channels away. It appears...
S parameter simulations are pretty useless for integrated transceiver parts. Most of them are 50 Ohm matched at the input/output, and so you don't really need to match them.
I think you choice is Altera and Xilinx. More than that, it's probably dependent on who you can get samples from.Big FPGA's are godawful expensive, there's a lot of silicon there. I was pointing out that it's been reduced to a magic IC as an example of the general state of the technology. It...
There's been plenty of work at lower powers for handsets. Asbeck at UC San Diego comes to mind, as does Green Mountain Radio Research. Earl McCune is also an author you should look up. I've also seen purpose build linearization IC's advertised, but I'm don't recall the vendor name.
Going...
Take another look at that Linear tech link. They have receiver modules that are specifically designed for PA linearization.
Joel Dawson has a book out that's just OK. It's his PhDdissertation with covers, and it does cover PA linearization.
Here are a couple of papers that might help get you...
Ok, I simply thought you were looking at controlling the "long Term" average power, not in doing PA linearization work.
There's a fair number of publications on this, and I can dig up some references later. Linear Technology has some receivers that are designed for this...
If all you are interested in is regulating the output power, why do you think you need polar feedback? You can achieve power control with a simple power sensor.
When you go through the divider, you'll lose all of the amplitude vs frequency information you'll need to do an FFT. But it's your project, so do it like you intend to.
OK, I just looked at your plot. You are showing a spectrum analyzer display of a modulated signal. If you want to display that information, then you need to design a spectrum analyzer. It's not as simple as running an RF signal into a microcontroller and performing an FFT. For example, you will...
So you're attempting to measure a signal in the range of 2100 to 2200 MHz. Do you want to have information on
1) The frequency of the signal
or
2) the spectral plot in the 2100 to 2200 MHz range?
1) is pretty straightforward, and can be done with a divider circuit feeding into a timer...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
