Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
what is the best practice to include extra margin for timing optimization during place and route.
Is to by inducing extra uncertainty or increasing the frequency and what is the impact of either of technique
Hi Nikhil
The local variation does not cancel out as the depth increases. But OCV values are calculated as %, ie. STA would consider de rate factors for signoff.
so for the the first cell we de rate the data or clock path, as we go deeper into the logic for every cell data and clock path are...
if you are going in R&D team of CAD company, after a cpl of years you might have good chances in design field. as application engg. you will grow with in CAD companies only.
Hi pricess
I am sorry to hear. clearly shows how imp job is for you. I can only advice you to quit and start looking for jobs in asic or I know institutes like Veda IIIT in hyd offers complete tuition fee weiver provided you sign a contract to work for them after the course. I guess this best...
Hi .
I know it feels bad. VLSI/Embedded system companies in India take ppl only from premier institutes. You shld be still col. to get selected as fresher, You can try for emebedded software engg or but the electronics industry really needs masters or atleast certi. from VLSI institites like...
hi jaya.
Using depth based analysis at final routed(signoff) is common practice (This gives more accurate results and takes more time),but for CTS, and othr stages graph based can be used which is less accurate(takes less time for analysis).
I hope this answers ur question.
hello jayasree
Please go throgh the following link. can clear some of your doughts
https://www.synopsys.com/Tools/Implementation/SignOff/CapsuleModule/PrimeTime_AdvancedOCV_WP.pdf
Re: vlsi startup
Hi Ashwini
I returned back to india after 9 years in europe . started wrking but want to start some thing in VLSI probing for ideas, let me know if you interested in knowing/discussing/sharing of things.
If i can ask. where ru located. You can send me private message. but...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
