Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ncverilog have a option to suppress some types of warning message. Just as, ncverilog +nowarn+<arg>
This option is used to disble printing of the specified warning mesage.
Re: Flop setup time
setup time is dertimed by the transistion of clock signal and data signal.
Added after 2 minutes:
Just suppplement, for a certain DFF cell, larger transistion of clock signal and data signal, larger setup time.
You can find the the platform that cadence software support in cadence website. www.cadence.com->support&training->Computing Platform Support ->Supported Platform Matrix for Cadence Applications
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
