Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Agreed, DF definitely answered my original question, that's its more an economic limitation than a technical one. If the application required it, and your budget could stretch high enough, it could be done.
The technical bottleneck appears to be that you'd need to build everything on your DRAM...
Could someone please take a moment to explain what the technical blocker are, that currently prevent CPU's, DRAM, VNAND and all the appropriate controllers all being integrated together on a single SoC die?
I understand that economically it may not be an optimal solution. But cost-no-object...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
