Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
By activating the "DRIVE DONE" option. I do not need an external pull up resistor at all.
The DRIVE DONE option will cause the DONE PIN to REALLY go HIGH rather than HIGH IMPEDANCE.
Hi Im designing a FPGA board. And will want to use a Reset IC with Programmeable Delay.
I have noticed that my FPGA board required abt 11sec to load from SPI Memory upon power up.
I need to issued a Reset Command once the FPGA have finished loading the firmware from SPI
Since TPS3808 Delay IC...
Hi I have attach the block here.
basically my card is power up by a cPCI chassis.
The chassis have a voltage monitoring circuit which will show the status of all the low voltage 3.3 5 -/+12v
The chassis is power up by an external 28v power supply
when i insert my card in the chassis and power...
Hi,
I have make a custom board with cPCI interface which have 3.3, 5 +/-12v power supply input
I have used a pair of bypass capacitor(in paralled) for all these power input.
The capacitor value are 10uf, 50v and 0.1uf, 50v.
However, i realised that the -12V supply fluculate (current...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
