Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
u add these lines to ur """ .synopsys_dc.setup"""" file in your project directory
lappend search_path /home/student/lab/ref/db
set synthetic_library {dw_foundation.sldb}
set target_library "sc_max.db"
set link_library "* sc_max.db $synthetic_library"
define_design_lib work -path ./work
the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
