Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
vhdl array of std_logic_vector
Hi,
I just first got the picture of just two dimentional array.
so one example could be
16 bit array[128]
subtype elements is std_logic_vector(15 downto 0);
type 16bit_array is array (0 to 127) of elements;
signal arr : 16bit_array ;
then accesssing the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
