Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
reference frequency of pll
i want to design an analog pll.can i make the divider ratio, N=1.if i need output frequency,fo= 2 Ghz then should i take reference frequency also 2 Ghz in this case.
subthreshold circuit design
when input pairs are in weak inversion gm/id is maximum..pls refer "cmos analog ckt degn" by Philip E. Allen, Douglas R. Holberg.
when all transistors are in weak inversion speed will be very low...so it is advantageous to keep some transistors in moderate inversion...
sir,
i tried cppsim....i found an installation problem (not opening after installation )....i tried with matlab 7.1.
is matlab 6 is mandatory for cppsim.........
Dear Sir/Madam,
Will u plz send me the Software tool from Roland Best's Phase-Locked Loop..?
or any other software which provides mixed signal pll design facilities.......
plz send it here or at rkbarua(at)gmail.com
regards
Ratul Kumar Baruah
Bangalore,India
Dear Sir/Madam,
I am trying to design a pll...........
Will u plz send me the Software tool from Roland Best's Phase-Locked Loop..?
or any other software which provides analog,digital pll design facilities.......
plz send it here or at rkbarua(at)gmail.com
regards
Ratul Kumar Baruah...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
