Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
to calculate the power dissipation in Complementary pass transistor adiabatic logic using spice
i have taken the potential difference between the two node of the transistor(S&D) and multiplied it with the source current.but the problem is that entire source current is not going into the drain...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
