Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
We are completing a design for DDR3 using Altium Ver. 15.1. We have routed the address lines in a T. There are 4 via nodes on each track, one at the BGA ball, one at the T and one at each terminal end. I would like to check the length of T branches and cannot figure out how to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
