Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am Modeling the 5th order CT SD with feedforward architecture, I couldn't find a similar model in cadence libararies so I implemented my model. However I am not sure how accurate it is
I used Sum, loopfilter laplace_nd() of the transfer function I got from matlab and then ADC and DAC.
Hello,
I am trying to model a 5th order CT Sigma delta modulator in VerilogA, Are there any simple way to implement the transfer function that just derived from simulink as a verilogA model?
I mean H(S) directly as a verilogA model?
Hello,
I was implementing a 5 bit DAC to be used in a CT sigma delta modulator. I would like to model the error due to clk Jitter at the output of the DAC in VerilogA. Any Ideas?
Hello,
I would like to ask about the best resources to learn about silicon photonics (PIC) IC Design.
Please feel free to recommend me books, courses, paper or upload any useful materials.
Thanks
Hello,
I would like to ask about the best resources to learn about mm-wave IC Design, both integrated or discrete.
Please feel free to recommend me books, courses, paper or upload any useful materials.
Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.