Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ramnathvg

  1. R

    Design Compiler Subdesign Area Question

    Instance level area will be present in report_area -hierarchy itself.
  2. R

    How can I generate a .LIB format ?

    Re: .LIB format R U creating standard cell library? If it is so only u need to create .lib file for Your cells. .lib is synopsys liberty format used to describe cells in library for synthesis tool. All vendors of synthesis tool accept this liberty format. for creating .lib files there are...

Part and Inventory Search

Back
Top