Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This is sample code.
but division operator symbol wont work in xilinx
for division you should write using algorithm only
module alu_code(clk,reset, a,b,out, sel);
input clk,reset;
input [7:0] a,b;
input [1:0] sel;
output [8:0]out;
reg [8:0]out;
always @(posedge clk)
if(reset)
out =...
system verilog compilation
Hello friends,
I am in the learning stage of System Verilog, using Modelsim -6.2g version,
But it is not going to Compilation & simulation,
Will this software work for System Verilog or not?
are there any other tools which is supporting System Verilog code.
Any...
beta ratio of pmos to nmos
Actually NMOS width is 2 times less than PMOS width in CMOS logic designs,
but in one article I observed PMOS and NMOS are sized equally in a Transmission Gates..........
is it correct???????????
is it possible only in transmission gates or any other circuits...
Re: frequency divider
use this url
https://asic-world.com/examples/verilog/divide_by_45.html#Divide_By_4.5_Counter
by using this code you modify your code into according your interest
$monitor in verilog
We can use $monitor and $display in verilog
This $monitor will display the output when the variables are changing values with respect to time,
$ display is like a printf statement in C language.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
