Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ACS (Automated Chip Synthesis) command is used in large designs. This basically performs synthesis by partitioning the deisgn (as per our inputs). It accepts top level constraints but interprets and applies them properly for different partitions automatically. The synthesis of different...
set_output_delay -min
Hi
First of all, i don't think PT supports analog design.
coming to the set_input_delay and set_output_delay part if the inputs and outputs in the top level are from the digital submodule, you can assign delay values depending on your time budget. but for ports coming...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
