Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for your inputs. In the question I have not been given any framing bit information. I have a list of signals and there is a InBus_Enable pin which is DATA_WIDTH/8 and it is a Byte Enable pin which says which bits are valid. Also the questions states that - You can have start of one...
Thank you for your reply but in my design question, this is all the information that I have been provided. Apart from this I have a list of input and output signals to and from the black box. There is a Input Bus Enable which is basically DATA WIDTH/8 and is a byte enable for bytes are that are...
Thank you for your response. Ok, so the output of the FIFO can be anything, agreed. In my design problem, I have been told that a 64 bit input stream containing a continuous stream of packets is coming into a black box. The packet format is defined as follows:
Length | Type (ASCII...
Hi,
I have been asked to design an system where the system receives a constant data stream from a FIFO. The output from the system should be in the form :-
Length (binary integer 0 to 65535) Type (ASCII A, B, C, D) Data(No restriction of type)
where :-
Length(2 Bytes) : Total length of the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
