Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
lint verilog
thanks wadaye for the suggestions.
I am planning on using a lint tool and never used one before. I have no idea about the different products available and features. I was wondering if someone can give me advice on which is the best lint tool for verilog verification and share the...
verilog lint
Can someone please tell me what are the lint tools available for verilog.
If you can share your expereinces with the lint tools that would be great.
thanks
raju
cdfgetinstcdf
with cdfId~>parameters it give the ids of the different parameters. Is there a way to get the paramers by name. And also how to change the parameter values.
Thank you very much for your help.
This forum has someone to answer any questions. I wish I had known this long time...
dbcreateinst
How to create an instance using skill languahe in CADENCE, say NMOS.
I have seen the syntax for creating instance
dbCreateInst( d_cellView d_master t_name l_point t_orient [ x_numInst]
)
To be specific what should I enter for d_master.
Also how can we edit the parameters like...
ideal opamp cadence
Thanks flatulent. In an ideal op amp the voltage at the +ve input and the -ve input will be same. Also there shld be no current flowing into the op amp. Is there anyway to model this?
thanks,
raju
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
