Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ee1,
You have mentioned about 170ps of violation in place-opt stage.
1) First check the violation is existing between valid half cycle path. (leading edge to trailing edge path or vice-versa)
2) If its not an valid half cycle path and its a genuine full cycle path only, try an incremental...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
